mirror of https://github.com/VLSIDA/OpenRAM.git
29 lines
640 B
Python
29 lines
640 B
Python
"""
|
|
Dual port (1 read/write + 1 read only) 1 kbytes SRAM with byte write.
|
|
|
|
FIXME: What is this useful for?
|
|
FIXME: Why would you want byte write on this?
|
|
"""
|
|
word_size = 16 # Bits
|
|
num_words = 16
|
|
human_byte_size = "{:.0f}kbytes".format((word_size * num_words)/1024/8)
|
|
|
|
# Allow byte writes
|
|
write_size = 8 # Bits
|
|
words_per_row = 1
|
|
|
|
# Dual port
|
|
num_rw_ports = 1
|
|
num_r_ports = 0
|
|
num_w_ports = 0
|
|
ports_human = '1rw'
|
|
|
|
num_spare_cols = 1
|
|
num_spare_rows = 1
|
|
#netlist_only = True
|
|
|
|
num_sim_threads = 1
|
|
#analytical_delay = False
|
|
import os
|
|
exec(open(os.path.join(os.path.dirname(__file__), 'sky130_sram_common.py')).read())
|
|
tech_file = "tech_custom_cell" |