luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,355 Commits 4 Branches 63 Tags 78 MiB
Commit Graph

3355 Commits

Author SHA1 Message Date
ota2 8403749fec Add Q and Qbar labels 2021-02-27 18:27:08 -05:00
mrg a57a443a4c Change coverage report location 2021-02-26 16:31:41 -08:00
mrg dc3c293575 Add temp workspace path 2021-02-26 16:17:45 -08:00
mrg 0c2ed487d9 Redundant check if pin contains another 2021-02-26 11:16:19 -08:00
mrg 9f0ab0d081 Route perimeter signals before power grid 2021-02-26 11:14:39 -08:00
mrg 2a9b5db6d4 Rewrite enclose grids to be cleaner 2021-02-26 11:14:08 -08:00
mrg 013836bb3d PEP8 cleanup 2021-02-23 13:33:14 -08:00
mrg 549112fcf8 PEP8 cleanup 2021-02-23 13:32:13 -08:00
mrg 1c6de4591d Remove vertical power pin vias. 2021-02-23 13:32:00 -08:00
Hunter Nichols c308dd34a4 Merge branch 'dev' into elmore_model_tuning 2021-02-15 14:50:56 -08:00
mrg c3156be7b1 Change from 32 to 48 threads 2021-02-15 12:02:22 -08:00
mrg f5c86f70a3 Change to 32 threads 2021-02-15 08:19:37 -08:00
mrg 33bc9a597c Remove dashes for Python module name warning. 2021-02-15 08:19:08 -08:00
mrg d354a847e6 Remove gitlab badges. 2021-02-13 23:54:16 -08:00
mrg 506daaec99 Merge remote-tracking branch 'private/dev' into dev 2021-02-13 23:52:18 -08:00
mrg b57487f5e5 Only upload archive on failure, always do coverage check. 2021-02-10 21:37:33 -08:00
mrg d236f78718 Change from 32 to 20 threads each. 2021-02-10 16:57:09 -08:00
mrg 7d7f849b30 Separate checkouts for runners 2021-02-10 16:55:24 -08:00
mrg 8435908afa Remove tab. 2021-02-10 15:40:17 -08:00
mrg 7610f23fc7 Sub temp directory. Add github archive. 2021-02-10 15:39:12 -08:00
mrg b82b7aaf28 PEP8 format 2021-02-10 12:10:04 -08:00
mrg c78d3a9cca Merge branch 'dev' into runner_test 2021-02-10 11:17:35 -08:00
mrg 29c3d46be6 Warn about threads forced to 1 2021-02-10 10:23:06 -08:00
Bob Vanhoof d14a68847e added cell label checker and cell labels to the freepdk technology 2021-02-09 13:09:26 +01:00
Bob Vanhoof 3dfc039f6f add technology option passtrough in test 30 2021-02-09 09:32:35 +01:00
mrg b83d93cc9a GitHub Actions CI flow. 2021-02-08 15:46:02 -08:00
mrg 5a0c75d573 Fix subunit name. Add unittest requirement. 2021-02-05 09:48:14 -08:00
mrg ed4fdbc8be Add initial requirements.txt 2021-02-05 09:42:48 -08:00
mrg 18cddb4b23 Reduce to 6 threads. 2021-02-03 16:22:44 -08:00
mrg e043aaffb3 Don't print DRC/LVS/PEX run stats in regress.py 2021-02-03 15:17:28 -08:00
mrg 181808c326 Change number of threads in CI 2021-02-03 14:26:09 -08:00
mrg 19e99d1c7b Enable parallel regression testing. 2021-02-03 14:19:11 -08:00
Hunter Nichols df8d59f32e Merge branch 'dev' into automated_analytical_model 2021-02-01 01:49:45 -08:00
Hunter Nichols 7bed5bdd1c Added option for model to specify regression model data path. 2021-01-25 14:24:54 -08:00
mrg bc8fd4a882 Merge branch 'supply_router' into dev 2021-01-25 11:01:48 -08:00
Matt Guthaus eebc2a93b6 Remove redundant pins when adding each pin 2021-01-25 09:36:27 -08:00
Matt Guthaus 4b1c359089 update copyright year. 2021-01-22 11:24:53 -08:00
Matt Guthaus 30fc81a1f0 Update copyright year. 2021-01-22 11:23:28 -08:00
Matt Guthaus 8db061df60 Update README.md 2021-01-22 10:33:11 -08:00
Hunter Nichols c8e631108a Updated sim_data for scmos 2021-01-22 00:51:14 -08:00
Hunter Nichols e26e17c53f Added option to specify exact corners for characterization in config file 2021-01-22 00:50:28 -08:00
mrg db142bcd5a Rename pins to original names 2021-01-21 15:22:54 -08:00
Hunter Nichols d1b240dfb5 Added nom_voltage, etc back but changed values to replicate the operating conditions. Readded nom values back in golden files. 2021-01-21 13:52:55 -08:00
Hunter Nichols 31ad1963f6 Removed nominal pvt corners from golden lib files. 2021-01-21 12:47:18 -08:00
mrg b3e249c722 Merge remote-tracking branch 'private/dev' into dev 2021-01-20 12:36:04 -08:00
Hunter Nichols b0c2722583 Changed lib file to only contain reference to the operating voltage and removed nominal voltage references. 2021-01-19 15:22:50 -08:00
Hunter Nichols 70fe90f0af Added shared classes between regression models, added and changed some debug messages 2021-01-19 14:19:50 -08:00
Hunter Nichols 6d2a35e929 Changed most lists to dict to reduce hardcoded indices 2021-01-19 13:47:54 -08:00
mrg 3048c61c20 Merge branch 'supply_router' into dev 2021-01-15 14:28:08 -08:00
mrg e8239c5e77 Remove debug print statement 2021-01-15 14:27:54 -08:00