mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 17:39:02 +02:00
technology switching working
This commit is contained in:
@@ -111,10 +111,10 @@ class replica_bitcell_array(bitcell_base_array):
|
||||
for port in self.all_ports:
|
||||
if port in self.left_rbl:
|
||||
row_offset = self.row_size
|
||||
mirror = row_offset % 2 + 1
|
||||
mirror = row_offset % 2 + 1
|
||||
elif port in self.right_rbl:
|
||||
row_offset = 0
|
||||
mirror = 0
|
||||
mirror = 0
|
||||
else:
|
||||
continue
|
||||
|
||||
|
||||
Reference in New Issue
Block a user