luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cs instead of cs_buf now that everything else is working

This commit is contained in:
samuelkcrow 2022-06-21 11:39:29 -07:00
parent 30b9c2fc25
commit fede082b80
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/control_logic_delay.py
View File

@ -633,7 +633,7 @@ class control_logic_delay(design.design):
if self.port_type=="rw": if self.port_type=="rw":
input_name = "we_bar" input_name = "we_bar"
else: else:
input_name = "cs_buf" input_name = "cs"
# GATE FOR S_EN # GATE FOR S_EN
self.s_en_gate_inst = self.add_inst(name="and_s_en", self.s_en_gate_inst = self.add_inst(name="and_s_en",
mod=self.sen_and3) mod=self.sen_and3)