luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-08 12:03:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

Added class and test for testing the delay of several bitcells.

Browse Source
This commit is contained in:
Hunter Nichols
2018-10-08 15:50:52 -07:00
parent 6ef1a3c755
commit fd806077d2
6 changed files with 1126 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/verify/__init__.py
+1
View File
@@ -54,6 +54,7 @@ else:
if OPTS.pex_exe == None:
from .none import run_pex,print_pex_stats
print("why god why")
elif "calibre"==OPTS.pex_exe[0]:
from .calibre import run_pex,print_pex_stats
elif "magic"==OPTS.pex_exe[0]: