luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix missing include

This commit is contained in:
mrg 2020-11-03 13:50:45 -08:00
parent d209e8d9a3
commit fb9956fe96
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/bitcells/replica_bitcell.py
View File

@ -8,6 +8,7 @@
import debug import debug
import bitcell_base import bitcell_base
from tech import cell_properties as props from tech import cell_properties as props
from tech import parameter
class replica_bitcell(bitcell_base.bitcell_base): class replica_bitcell(bitcell_base.bitcell_base):

1
compiler/bitcells/replica_bitcell_1rw_1r.py
View File

@ -8,6 +8,7 @@
import debug import debug
import bitcell_base import bitcell_base
from tech import cell_properties as props from tech import cell_properties as props
from tech import parameter
class replica_bitcell_1rw_1r(bitcell_base.bitcell_base): class replica_bitcell_1rw_1r(bitcell_base.bitcell_base):