mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-02 02:57:53 +02:00
Fix missing include
This commit is contained in:
@@ -8,6 +8,7 @@
|
||||
import debug
|
||||
import bitcell_base
|
||||
from tech import cell_properties as props
|
||||
from tech import parameter
|
||||
|
||||
|
||||
class replica_bitcell(bitcell_base.bitcell_base):
|
||||
|
||||
@@ -8,6 +8,7 @@
|
||||
import debug
|
||||
import bitcell_base
|
||||
from tech import cell_properties as props
|
||||
from tech import parameter
|
||||
|
||||
|
||||
class replica_bitcell_1rw_1r(bitcell_base.bitcell_base):
|
||||
|
||||
Reference in New Issue
Block a user