luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 08:27:11 +02:00
Code Issues Packages Projects Releases Wiki Activity

initial stages of html documentation generation

Browse Source
This commit is contained in:
Jesse Cirimelli-Low
2018-10-06 21:15:54 -07:00
parent 9f7a270e2e
commit fa979e2d34
4 changed files with 282 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/characterizer/lib.py
+36 -1
View File
@@ -29,6 +29,8 @@ class lib:
self.characterize_corners()
def gen_port_names(self):
"""Generates the port names to be written to the lib file"""
#This is basically a copy and paste of whats in delay.py as well. Something more efficient should be done here.
@@ -100,7 +102,7 @@ class lib:
debug.info(1,"Writing to {0}".format(lib_name))
self.characterize()
self.lib.close()
self.parse_info()
def characterize(self):
""" Characterize the current corner. """
@@ -519,3 +521,36 @@ class lib:
else:
self.times = self.sh.analyze(self.slews,self.slews)
def parse_info(self):
if OPTS.is_unit_test:
return
datasheet = open(OPTS.openram_temp +'/datasheet.info', 'a+')
for (self.corner,lib_name) in zip(self.corners,self.lib_files):
ports = ""
if OPTS.num_rw_ports>0:
ports += "{}_".format(OPTS.num_rw_ports)
if OPTS.num_w_ports>0:
ports += "{}_".format(OPTS.num_w_ports)
if OPTS.num_r_ports>0:
ports += "{}_".format(OPTS.num_r_ports)
datasheet.write("{0},{1},{2},{3},{4},{5},{6},{7},{8},{9},{10},{11},{12}".format("sram_{0}_{1}_{2}{3}".format(OPTS.word_size, OPTS.num_words, ports, OPTS.tech_name),
OPTS.num_words,
OPTS.num_banks,
OPTS.num_rw_ports,
OPTS.num_w_ports,
OPTS.num_r_ports,
OPTS.tech_name,
self.corner[1],
self.corner[2],
self.corner[0],
round_time(self.char_results["min_period"]),
self.out_dir,
lib_name))
datasheet.close()