mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-01 10:39:35 +02:00
PR from mithro + other changable GDS file names
This commit is contained in:
@@ -20,8 +20,10 @@ class design(hierarchy_design):
|
||||
|
||||
"""
|
||||
|
||||
def __init__(self, name):
|
||||
super().__init__(name)
|
||||
def __init__(self, name, cell_name=None):
|
||||
if not cell_name:
|
||||
cell_name = name
|
||||
super().__init__(name, cell_name)
|
||||
|
||||
self.setup_multiport_constants()
|
||||
|
||||
|
||||
Reference in New Issue
Block a user