mirror of https://github.com/VLSIDA/OpenRAM.git
Fix ALL of the indents.
This commit is contained in:
parent
37fffb2ed2
commit
fa4f98b122
|
|
@ -43,7 +43,7 @@ class psram_1bank_4mux_func_test(openram_test):
|
|||
num_banks=1)
|
||||
c.words_per_row=4
|
||||
c.recompute_sizes()
|
||||
debug.info(1, "Functional test for {}rw,{}r,{}w psram with"
|
||||
debug.info(1, "Functional test for {}rw,{}r,{}w psram with"
|
||||
"{} bit words, {} words, {} words per row, {} banks".format(OPTS.num_rw_ports,
|
||||
OPTS.num_r_ports,
|
||||
OPTS.num_w_ports,
|
||||
|
|
|
|||
|
|
@ -43,7 +43,7 @@ class psram_1bank_8mux_func_test(openram_test):
|
|||
num_banks=1)
|
||||
c.words_per_row=8
|
||||
c.recompute_sizes()
|
||||
debug.info(1, "Functional test for {}rw,{}r,{}w psram with"
|
||||
debug.info(1, "Functional test for {}rw,{}r,{}w psram with"
|
||||
"{} bit words, {} words, {} words per row, {} banks".format(OPTS.num_rw_ports,
|
||||
OPTS.num_r_ports,
|
||||
OPTS.num_w_ports,
|
||||
|
|
|
|||
|
|
@ -41,10 +41,11 @@ class psram_1bank_nomux_func_test(openram_test):
|
|||
num_banks=1)
|
||||
c.words_per_row=1
|
||||
c.recompute_sizes()
|
||||
debug.info(1, "Functional test for sram 1rw,1r with {} bit words, {} words, {} words per row, {} banks".format(c.word_size,
|
||||
c.num_words,
|
||||
c.words_per_row,
|
||||
c.num_banks))
|
||||
debug.info(1, "Functional test for sram 1rw,1r with "
|
||||
"{} bit words, {} words, {} words per row, {} banks".format(c.word_size,
|
||||
c.num_words,
|
||||
c.words_per_row,
|
||||
c.num_banks))
|
||||
s = factory.create(module_type="sram", sram_config=c)
|
||||
tempspice = OPTS.openram_temp + "sram.sp"
|
||||
s.sp_write(tempspice)
|
||||
|
|
|
|||
|
|
@ -36,11 +36,12 @@ class sram_wmask_func_test(openram_test):
|
|||
num_banks=1)
|
||||
c.words_per_row=1
|
||||
c.recompute_sizes()
|
||||
debug.info(1, "Functional test for sram with {} bit words, {} words, {} words per row, {} bit writes, {} banks".format(c.word_size,
|
||||
c.num_words,
|
||||
c.words_per_row,
|
||||
c.write_size,
|
||||
c.num_banks))
|
||||
debug.info(1, "Functional test for sram with "
|
||||
"{} bit words, {} words, {} words per row, {} bit writes, {} banks".format(c.word_size,
|
||||
c.num_words,
|
||||
c.words_per_row,
|
||||
c.write_size,
|
||||
c.num_banks))
|
||||
s = factory.create(module_type="sram", sram_config=c)
|
||||
tempspice = OPTS.openram_temp + "sram.sp"
|
||||
s.sp_write(tempspice)
|
||||
|
|
|
|||
Loading…
Reference in New Issue