luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix wrong bit size in fake_sram.

This commit is contained in:
mrg 2023-07-20 10:11:49 -07:00
parent f246e5a521
commit f800b50813
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/characterizer/fake_sram.py
View File

@ -89,7 +89,7 @@ class fake_sram(sram_config):
self.pins.extend(['dout{0}[{1}]'.format(port, bit) self.pins.extend(['dout{0}[{1}]'.format(port, bit)
for bit in range(self.word_size + self.num_spare_cols)]) for bit in range(self.word_size + self.num_spare_cols)])
self.pins.extend(['addr{0}[{1}]'.format(port, bit) self.pins.extend(['addr{0}[{1}]'.format(port, bit)
for bit in range(self.word_size)]) for bit in range(self.addr_size)])
self.pins.extend(['csb{}'.format(port)]) self.pins.extend(['csb{}'.format(port)])