luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 18:02:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

column control and address precharge

Browse Source
This commit is contained in:
Jacob Walker
2023-03-30 11:30:50 -07:00
parent ce8197d206
commit f7aed247fd
22 changed files with 1479 additions and 520 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/pbuf_dec.py
+6 -4
View File
@@ -15,7 +15,7 @@ class pbuf_dec(pgate):
"""
This is a simple buffer used for driving wordlines.
"""
def __init__(self, name, size=4, height=None):
def __init__(self, name, size=4, height=None, add_wells=True):
debug.info(1, "creating {0} with size of {1}".format(name, size))
self.add_comment("size: {}".format(size))
@@ -25,7 +25,7 @@ class pbuf_dec(pgate):
self.height = height
# Creates the netlist and layout
pgate.__init__(self, name, height)
pgate.__init__(self, name, height, add_wells)
def create_netlist(self):
self.add_pins()
@@ -51,11 +51,13 @@ class pbuf_dec(pgate):
input_size = max(1, int(self.size / self.stage_effort))
self.inv1 = factory.create(module_type="pinv_dec",
size=input_size,
height=self.height)
height=self.height,
add_wells=self.add_wells)
self.inv2 = factory.create(module_type="pinv_dec",
size=self.size,
height=self.height)
height=self.height,
add_wells=self.add_wells)
def create_insts(self):
self.inv1_inst = self.add_inst(name="buf_inv1",