luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-03 16:31:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

Specify drc/lvs tool in lib configs

Browse Source
This commit is contained in:
Matt Guthaus
2018-09-24 11:49:08 -07:00
parent c178b141f8
commit f5714c71fc
9 changed files with 45 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/scn4m_subm/configs/sram_1rw_128b_1024w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_32b_1024w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_32b_2048w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_32b_256w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_32b_512w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_64b_1024w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_8b_1024w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_8b_256w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
lib/scn4m_subm/configs/sram_1rw_8b_512w_scn4m_subm.py
+5
View File
@@ -5,3 +5,8 @@ tech_name = "scn4m_subm"
process_corners = ["TT"]
supply_voltages = [ 5.0 ]
temperatures = [ 25 ]
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"