luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Default tools are calibre except for SCMOS

This commit is contained in:
Matt Guthaus 2019-11-26 13:23:18 -08:00
parent 102758881a
commit f4599b7121
3 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
compiler/tests/configs/config.py
View File

@ -18,13 +18,13 @@ temperatures = [25]
route_supplies = True
check_lvsdrc = True
if tech_name == "freepdk45":
if tech_name.startswith("scn"):
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
else:
supply_voltages = [1.0]
drc_name = "calibre"
lvs_name = "calibre"
pex_name = "calibre"
else:
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"

10
compiler/tests/configs/config_back_end.py
View File

@ -19,13 +19,13 @@ check_lvsdrc = True
inline_lvsdrc = True
analytical_delay = False
if tech_name == "freepdk45":
if tech_name.startswith("scn"):
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
else:
supply_voltages = [1.0]
drc_name = "calibre"
lvs_name = "calibre"
pex_name = "calibre"
else:
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"

10
compiler/tests/configs/config_front_end.py
View File

@ -14,14 +14,14 @@ process_corners = ["TT"]
supply_voltages = [5.0]
temperatures = [25]
if tech_name == "freepdk45":
if tech_name.startswith("scn"):
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"
else:
supply_voltages = [1.0]
drc_name = "calibre"
lvs_name = "calibre"
pex_name = "calibre"
else:
drc_name = "magic"
lvs_name = "netgen"
pex_name = "magic"