luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-31 18:25:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Removed name option from some modules and autogenerate unique names. Added check to design class to prevent duplicate names by accident. Reduced diff file output verbosity.

Browse Source
This commit is contained in:
mguthaus
2017-06-02 11:11:57 -07:00
parent b18f0e9905
commit f32912f07c
33 changed files with 417 additions and 409 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/08_precharge_array_test.py
-7
View File
@@ -24,13 +24,6 @@ class precharge_test(unittest.TestCase):
import precharge_array
import tech
debug.info(2, "Checking 1 column precharge")
OPTS.check_lvsdrc = False
pc = precharge_array.precharge_array(
name="precharge_array", columns=1, ptx_width=tech.drc["minwidth_tx"], beta=2)
OPTS.check_lvsdrc = True
self.local_check(pc)
debug.info(2, "Checking 3 column precharge")
OPTS.check_lvsdrc = False
pc = precharge_array.precharge_array(