luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Don't add boundary to ptx

This commit is contained in:
Matthew Guthaus 2019-12-06 02:37:12 +00:00
parent 5af22b79e2
commit f3286fb0c2
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/pgates/ptx.py
View File

@ -59,9 +59,9 @@ class ptx(design.design):
# some transistor sizes in other netlist depend on pbitcell # some transistor sizes in other netlist depend on pbitcell
self.create_layout() self.create_layout()
ll = self.find_lowest_coords() #ll = self.find_lowest_coords()
ur = self.find_highest_coords() #ur = self.find_highest_coords()
self.add_boundary(ll, ur) #self.add_boundary(ll, ur)
# (0,0) will be the corner ofthe active area (not the larger well) # (0,0) will be the corner ofthe active area (not the larger well)
self.translate_all(self.active_offset) self.translate_all(self.active_offset)