luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix single port by using existing custom modules

Browse Source
This commit is contained in:
Sam Crow
2023-03-03 14:17:57 -08:00
parent 1f3bdd598a
commit f1d91efebd
4 changed files with 938 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/sky130/tech/tech.py
+1
View File
@@ -43,6 +43,7 @@ tech_modules["bitcell_2port"] = "bitcell_2port"
tech_modules["bitcell_array"] = ["sky130_bitcell_array", "bitcell_array"]
tech_modules["replica_bitcell_array"] = ["sky130_replica_bitcell_array", "replica_bitcell_array"]
tech_modules["capped_replica_bitcell_array"] = ["sky130_capped_replica_bitcell_array", "capped_replica_bitcell_array"]
tech_modules["dummy_array"] = ["sky130_dummy_array", "dummy_array"]
tech_modules["replica_column"] = ["sky130_replica_column", "replica_column"]