mirror of https://github.com/VLSIDA/OpenRAM.git
Add both sp and dp tiny test macro.
This commit is contained in:
parent
cf03454ecf
commit
f0f2c26e8d
|
|
@ -0,0 +1,24 @@
|
|||
"""
|
||||
Dual port (1 read/write + 1 read only) 1 kbytes SRAM with byte write.
|
||||
|
||||
FIXME: What is this useful for?
|
||||
FIXME: Why would you want byte write on this?
|
||||
"""
|
||||
word_size = 8 # Bits
|
||||
num_words = 16
|
||||
human_byte_size = "{:.0f}kbytes".format((word_size * num_words)/1024/8)
|
||||
|
||||
# Allow byte writes
|
||||
write_size = 2 # Bits
|
||||
|
||||
# Dual port
|
||||
num_rw_ports = 1
|
||||
num_r_ports = 0
|
||||
num_w_ports = 0
|
||||
ports_human = '1rw'
|
||||
|
||||
num_spare_cols = 1
|
||||
num_spare_rows = 1
|
||||
|
||||
import os
|
||||
exec(open(os.path.join(os.path.dirname(__file__), 'sky130_sram_common.py')).read())
|
||||
Loading…
Reference in New Issue