mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 01:24:39 +02:00
Remove dead code ptx_port.
This commit is contained in:
@@ -1,9 +1,6 @@
|
||||
"""
|
||||
Python GDS Mill Package
|
||||
|
||||
GDS Mill is a Python package for the creation and manipulation of binary GDS2 layout files.
|
||||
Import tech specific modules.
|
||||
"""
|
||||
|
||||
from tech import *
|
||||
from ptx_port import *
|
||||
|
||||
|
||||
@@ -1,23 +0,0 @@
|
||||
"""
|
||||
This class should be called in the ptx function to draw addtional layer as some layer may not exist in the freePDK technology
|
||||
"""
|
||||
import globals
|
||||
import design
|
||||
import tech
|
||||
|
||||
#class ptx_port:
|
||||
# def __init__(self,name):
|
||||
# self.name=name
|
||||
# self.width=0
|
||||
# self.height=0
|
||||
# def draw(self,instance_to_draw,offset,tx_type,height,width,tx=1):
|
||||
|
||||
#Draw wire to connect mulit active
|
||||
|
||||
#self.add_rect(tech.layer["metal1"],[contact_offset[0],-wire_to_ptx],width,tech.drc["minwidth_metal1"])
|
||||
# BINWU: Fix extra stuff
|
||||
#print"Freepdk no drawing required"
|
||||
# pass
|
||||
|
||||
def add_custom_layer(fet):
|
||||
pass
|
||||
@@ -1,9 +1,6 @@
|
||||
"""
|
||||
Python GDS Mill Package
|
||||
|
||||
GDS Mill is a Python package for the creation and manipulation of binary GDS2 layout files.
|
||||
Import tech specific modules.
|
||||
"""
|
||||
|
||||
from tech import *
|
||||
from ptx_port import *
|
||||
|
||||
|
||||
@@ -1,29 +0,0 @@
|
||||
"""
|
||||
This class should be called in the ptx function to draw addtional layer as some layer may not exist in the cmrf7sf technology
|
||||
"""
|
||||
import globals
|
||||
import design
|
||||
import tech
|
||||
|
||||
|
||||
|
||||
class ptx_port:
|
||||
def __init__(self,name):
|
||||
self.name=name
|
||||
self.width=0
|
||||
self.height=0
|
||||
|
||||
|
||||
|
||||
def draw(self,instance_to_draw,offset,tx_type,height,width,tx=1):
|
||||
self.height=height
|
||||
self.width=width
|
||||
self.offset=offset
|
||||
if tx_type == "pmos":
|
||||
# draw BP layer
|
||||
if tx==1:
|
||||
instance_to_draw.add_rect(tech.layer["BP"],[offset[0]-tech.drc["BP_enclosure_active"],offset[1]-tech.drc["BP_enclosure_gate"]],width+2*tech.drc["BP_enclosure_active"],height+2*tech.drc["BP_enclosure_gate"])
|
||||
else:
|
||||
instance_to_draw.add_rect(tech.layer["BP"],[offset[0]-tech.drc["BP_enclosure_active"],offset[1]-tech.drc["BP_enclosure_active"]],width+2*tech.drc["BP_enclosure_active"],height+2*tech.drc["BP_enclosure_active"])
|
||||
|
||||
|
||||
Reference in New Issue
Block a user