luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update thresholds to 15 percent. Fix ngspice data.

This commit is contained in:
Matt Guthaus 2017-12-15 08:01:19 -08:00
parent e9005add14
commit ed4ca62dbf
4 changed files with 17 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/tests/21_hspice_delay_test.py
View File

@ -79,9 +79,9 @@ class timing_sram_test(unittest.TestCase):
for k in data.keys():
if type(data[k])==list:
for i in range(len(data[k])):
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.10))
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.15))
else:
self.assertTrue(isclose(data[k],golden_data[k],0.10))
self.assertTrue(isclose(data[k],golden_data[k],0.15))
# reset these options

4
compiler/tests/21_hspice_setuphold_test.py
View File

@ -54,9 +54,9 @@ class timing_setup_test(unittest.TestCase):
for k in data.keys():
if type(data[k])==list:
for i in range(len(data[k])):
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.10))
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.15))
else:
self.assertTrue(isclose(data[k],golden_data[k],0.10))
self.assertTrue(isclose(data[k],golden_data[k],0.15))
OPTS.check_lvsdrc = True
OPTS.analytical_delay = True

21
compiler/tests/21_ngspice_delay_test.py
View File

@ -46,16 +46,17 @@ class timing_sram_test(unittest.TestCase):
loads = [tech.spice["FF_in_cap"]*4]
slews = [tech.spice["rise_time"]*2]
data = d.analyze(probe_address, probe_data,slews,loads)
#print data
if OPTS.tech_name == "freepdk45":
golden_data = {'read1_power': 0.02527215,
'read0_power': 0.02573022,
'write0_power': 0.02237065,
'delay1': [0.04867785],
'delay0': [0.1423512],
golden_data = {'read1_power': 0.026660760000000002,
'read0_power': 0.02711731,
'write0_power': 0.02501428,
'delay1': [0.04867702],
'delay0': [0.1423633],
'min_period': 0.332,
'write1_power': 0.02152122,
'slew0': [0.0273352],
'slew1': [0.021216870000000002]}
'write1_power': 0.024162890000000003,
'slew0': [0.02733451],
'slew1': [0.02121624]}
elif OPTS.tech_name == "scn3me_subm":
golden_data = {'read1_power': 4.250786000000001,
'read0_power': 4.093461,
@ -75,9 +76,9 @@ class timing_sram_test(unittest.TestCase):
for k in data.keys():
if type(data[k])==list:
for i in range(len(data[k])):
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.10))
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.15))
else:
self.assertTrue(isclose(data[k],golden_data[k],0.10))
self.assertTrue(isclose(data[k],golden_data[k],0.15))
# reset these options
OPTS.check_lvsdrc = True

4
compiler/tests/21_ngspice_setuphold_test.py
View File

@ -55,9 +55,9 @@ class timing_setup_test(unittest.TestCase):
for k in data.keys():
if type(data[k])==list:
for i in range(len(data[k])):
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.10))
self.assertTrue(isclose(data[k][i],golden_data[k][i],0.15))
else:
self.assertTrue(isclose(data[k],golden_data[k],0.10))
self.assertTrue(isclose(data[k],golden_data[k],0.15))
# reset these options
OPTS.check_lvsdrc = True