mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-05 01:01:33 +02:00
Added delay chain resizing based on analytical delay.
This commit is contained in:
@@ -8,6 +8,8 @@ class logical_effort():
|
||||
"""
|
||||
beta = parameter["beta"]
|
||||
min_inv_cin = 1+beta
|
||||
pinv=parameter["min_inv_para_delay"]
|
||||
|
||||
def __init__(self, size, cin, cout, parasitic):
|
||||
self.cin = cin
|
||||
self.cout = cout
|
||||
@@ -32,4 +34,5 @@ def calculate_relative_delay(stage_effort_list, pinv=parameter["min_inv_para_del
|
||||
total_delay = 0
|
||||
for stage in stage_effort_list:
|
||||
total_delay += stage.get_stage_delay(pinv)
|
||||
return total_delay
|
||||
return total_delay
|
||||
|
||||
Reference in New Issue
Block a user