luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix missing attributes

Browse Source
This commit is contained in:
mrg
2020-11-13 19:04:26 -08:00
parent b4342ac527
commit e9420d57c2
2 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/dff_array.py
+2 -1
View File
@@ -7,6 +7,7 @@
#
import debug
import design
from tech import custom_properties as props
from vector import vector
from sram_factory import factory
from globals import OPTS
@@ -137,7 +138,7 @@ class dff_array(design.design):
height=dout_pin.height())
# Create vertical spines to a single horizontal rail
clk_pin = self.dff_insts[0, 0].get_pin(self.dff.clk_pin)
clk_pin = self.dff_insts[0, 0].get_pin(props.dff.pin.clk)
clk_ypos = 2 * self.m3_pitch + self.m3_width
debug.check(clk_pin.layer == "m2", "DFF clk pin not on metal2")
self.add_layout_pin_segment_center(text="clk",