mirror of https://github.com/VLSIDA/OpenRAM.git
Update README for xa
This commit is contained in:
parent
8071dcc0f3
commit
e818cdc992
|
|
@ -5,7 +5,7 @@ https://github.com/mguthaus/OpenRAM/blob/master/OpenRAM_ICCAD_2016_paper.pdf
|
|||
https://github.com/mguthaus/OpenRAM/blob/master/OpenRAM_ICCAD_2016_presentation.pdf
|
||||
|
||||
The OpenRAM compiler has very few dependencies:
|
||||
* ngspice-26 or later or HSpice I-2013.12-1 or later
|
||||
* ngspice-26 (or later) or HSpice I-2013.12-1 (or later) or CustomSim 2017 (or later)
|
||||
* Python 2.7 and higher (currently excludes Python 3 and up)
|
||||
* a setup script for each technology
|
||||
* a technology directory for each technology with the base cells
|
||||
|
|
|
|||
Loading…
Reference in New Issue