mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 09:58:33 +02:00
Added graph creation and functions in base class and lower level modules.
This commit is contained in:
@@ -107,3 +107,4 @@ class precharge_array(design.design):
|
||||
#Assume single port
|
||||
precharge_en_cin = self.pc_cell.get_en_cin()
|
||||
return precharge_en_cin*self.columns
|
||||
|
||||
Reference in New Issue
Block a user