luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add status for supply routing.

This commit is contained in:
mrg 2021-03-24 11:15:59 -07:00
parent fae72ca993
commit e144f03b23
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
compiler/router/supply_tree_router.py
View File

@ -79,8 +79,8 @@ class supply_tree_router(router):
""" """
remaining_components = sum(not x.is_routed() for x in self.pin_groups[pin_name]) remaining_components = sum(not x.is_routed() for x in self.pin_groups[pin_name])
debug.info(1, "Routing {0} with {1} pin components to connect.".format(pin_name, debug.info(1, "Routing {0} with {1} pins.".format(pin_name,
remaining_components)) remaining_components))
# Create full graph # Create full graph
debug.info(2, "Creating adjacency matrix") debug.info(2, "Creating adjacency matrix")
@ -108,7 +108,9 @@ class supply_tree_router(router):
connections.append((x, y)) connections.append((x, y))
# Route MST components # Route MST components
for (src, dest) in connections: for index, (src, dest) in enumerate(connections):
if not (index % 100):
debug.info(0, "{0} supply segments routed, {1} remaining.".format(index, len(connections) - index))
self.route_signal(pin_name, src, dest) self.route_signal(pin_name, src, dest)
# if pin_name == "gnd": # if pin_name == "gnd":
# print("\nSRC {}: ".format(src) + str(self.pin_groups[pin_name][src].grids) + str(self.pin_groups[pin_name][src].blockages)) # print("\nSRC {}: ".format(src) + str(self.pin_groups[pin_name][src].grids) + str(self.pin_groups[pin_name][src].blockages))