luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix dummy array opc

This commit is contained in:
Jesse Cirimelli-Low 2021-12-15 01:28:30 -08:00
parent 8eb6caa248
commit ddb76c4aff
1 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
technology/sky130/modules/sky130_dummy_array.py
View File

@ -54,6 +54,8 @@ class sky130_dummy_array(sky130_bitcell_base_array):
self.add_mod(self.strap2)
self.strap3 = factory.create(module_type="internal", version="wlstrapa")
self.add_mod(self.strap3)
self.strap4 = factory.create(module_type="internal", version="wlstrapa_p")
self.add_mod(self.strap4)
self.cell = factory.create(module_type=OPTS.bitcell, version="opt1")
def create_instances(self):
@ -79,9 +81,14 @@ class sky130_dummy_array(sky130_bitcell_base_array):
self.connect_inst(self.get_bitcell_pins(row, col))
if col != self.column_size - 1:
if alternate_strap:
row_layout.append(self.strap2)
self.add_inst(name="row_{}_col_{}_wlstrap".format(row, col),
mod=self.strap2)
if col % 2:
row_layout.append(self.strap4)
self.add_inst(name="row_{}_col_{}_wlstrap".format(row, col),
mod=self.strap4)
else:
row_layout.append(self.strap4)
self.add_inst(name="row_{}_col_{}_wlstrap".format(row, col),
mod=self.strap4)
alternate_strap = 0
else:
if col % 2: