luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fixed golden values for ngspice delay tests

This commit is contained in:
Bugra Onal 2023-05-15 16:28:35 -07:00
parent afe37e5915
commit dbb8bb85cb
5 changed files with 2090 additions and 1883 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
compiler/tests/21_ngspice_delay_extra_rows_test.py
View File

@ -76,20 +76,21 @@ class timing_sram_test(openram_test):
'write0_power': [0.1630546], 'write0_power': [0.1630546],
'write1_power': [0.1319501]} 'write1_power': [0.1319501]}
elif OPTS.tech_name == "scn4m_subm": elif OPTS.tech_name == "scn4m_subm":
golden_data = {'read1_power': [12.11658], golden_data = {'delay_hl': [1.8259260000000002],
'write1_power': [10.52653], 'delay_lh': [1.8259260000000002],
'read0_power': [11.956710000000001], 'disabled_read0_power': [6.722809],
'disabled_write0_power': [7.673665], 'disabled_read1_power': [8.104113],
'disabled_write1_power': [7.981922000000001], 'disabled_write0_power': [8.900671],
'slew_lh': [1.868836], 'disabled_write1_power': [9.188668],
'slew_hl': [1.868836], 'leakage_power': 0.6977637,
'delay_hl': [1.8598510000000001], 'min_period': 6.562,
'delay_lh': [1.8598510000000001], 'read0_power': [15.45948],
'leakage_power': 0.005457728, 'read1_power': [15.48587],
'disabled_read0_power': [5.904712], 'slew_hl': [0.1936536],
'min_period': 6.875, 'slew_lh': [0.1936536],
'disabled_read1_power': [7.132159], 'write0_power': [17.03442],
'write0_power': [13.406400000000001]} 'write1_power': [13.05424]}
else: else:
self.assertTrue(False) # other techs fail self.assertTrue(False) # other techs fail

29
compiler/tests/21_ngspice_delay_test.py
View File

@ -84,20 +84,21 @@ class timing_sram_test(openram_test):
'write0_power': [0.44694044], 'write0_power': [0.44694044],
'write1_power': [0.36824544000000003]} 'write1_power': [0.36824544000000003]}
elif OPTS.tech_name == "scn4m_subm": elif OPTS.tech_name == "scn4m_subm":
golden_data = {'delay_hl': [1.882508], golden_data = {'delay_hl': [1.905376],
'delay_lh': [1.882508], 'delay_lh': [1.905376],
'disabled_read0_power': [7.487227], 'disabled_read0_power': [7.673850999999999],
'disabled_read1_power': [8.749013], 'disabled_read1_power': [10.051073],
'disabled_write0_power': [9.268901], 'disabled_write0_power': [10.638803],
'disabled_write1_power': [9.962973], 'disabled_write1_power': [10.385253],
'leakage_power': 0.0046686359999999994, 'leakage_power': 2.704021,
'min_period': 7.188, 'min_period': 6.875,
'read0_power': [16.64011], 'read0_power': [17.583853],
'read1_power': [17.20825], 'read1_power': [17.689162999999997],
'slew_hl': [2.039655], 'slew_hl': [0.19331199999999998],
'slew_lh': [2.039655], 'slew_lh': [0.19331199999999998],
'write0_power': [19.31883], 'write0_power': [20.607043],
'write1_power': [15.297369999999999]} 'write1_power': [16.107403]}
else: else:
self.assertTrue(False) # other techs fail self.assertTrue(False) # other techs fail

3
compiler/tests/configs/config_mem_char_func.py
View File

@ -12,5 +12,6 @@ num_words = 16
tech_name = OPTS.tech_name tech_name = OPTS.tech_name
output_name = "sram" output_name = "sram"
analytical_delay = False
nominal_corner_only = True nominal_corner_only = True
spice_name = "ngspice" spice_name = "Xyce"

1680
compiler/tests/sp_files/sram_2_16_1_freepdk45.sp
View File

File diff suppressed because it is too large Load Diff

2232
compiler/tests/sp_files/sram_2_16_1_scn4m_subm.sp
View File

File diff suppressed because it is too large Load Diff