mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-07 03:20:39 +02:00
Add documentation files
This commit is contained in:
@@ -0,0 +1,25 @@
|
||||
### [Go Back](./index.md)
|
||||
|
||||
# Architecture
|
||||
This page of the documentation explains the architecture of OpenRAM.
|
||||
|
||||
|
||||
|
||||
## Table of Contents
|
||||
1. [SRAM Architecture](#sram-architecture)
|
||||
|
||||
|
||||
|
||||
## SRAM Architecture
|
||||
* Bit-cell Array
|
||||
* Multiport Bitcells
|
||||
* Each port:
|
||||
* Address Decoder(s)
|
||||
* Wordline Driver(s)
|
||||
* Column Multiplexer(s)
|
||||
* Bitline Precharge(s)
|
||||
* Sense Amplifier(s)
|
||||
* Write Driver(s)
|
||||
* Control Logic with Replica Bitline
|
||||
|
||||

|
||||
Reference in New Issue
Block a user