luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update ngspice tests due to new version

This commit is contained in:
Matt Guthaus 2019-08-10 17:59:30 -07:00
parent c09005dab9
commit d56a972d61
1 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
compiler/tests/21_ngspice_delay_test.py
View File

@ -54,27 +54,27 @@ class timing_sram_test(openram_test):
data.update(port_data[0]) data.update(port_data[0])
if OPTS.tech_name == "freepdk45": if OPTS.tech_name == "freepdk45":
golden_data = {'delay_hl': [0.22609590000000002], golden_data = {'delay_hl': [0.2264205],
'delay_lh': [0.22609590000000002], 'delay_lh': [0.2264205],
'leakage_power': 0.003317743, 'leakage_power': 0.0021017429999999997,
'min_period': 0.859, 'min_period': 0.859,
'read0_power': [0.3271056], 'read0_power': [0.3339161],
'read1_power': [0.3064244], 'read1_power': [0.31329440000000003],
'slew_hl': [0.2153979], 'slew_hl': [0.2590786],
'slew_lh': [0.2153979], 'slew_lh': [0.2590786],
'write0_power': [0.3532067], 'write0_power': [0.36360849999999995],
'write1_power': [0.3381259]} 'write1_power': [0.3486931]}
elif OPTS.tech_name == "scn4m_subm": elif OPTS.tech_name == "scn4m_subm":
golden_data = {'delay_hl': [1.709791], golden_data = {'delay_hl': [1.7083549999999998],
'delay_lh': [1.709791], 'delay_lh': [1.7083549999999998],
'leakage_power': 0.06803324999999999, 'leakage_power': 0.001119657,
'min_period': 7.812, 'min_period': 7.812,
'read0_power': [7.9499070000000005], 'read0_power': [8.013845],
'read1_power': [7.619662999999999], 'read1_power': [7.6889389999999995],
'slew_hl': [1.390261], 'slew_hl': [1.31918],
'slew_lh': [1.390261], 'slew_lh': [1.31918],
'write0_power': [8.913003], 'write0_power': [8.791557000000001],
'write1_power': [8.166687000000001]} 'write1_power': [8.70443]}
else: else:
self.assertTrue(False) # other techs fail self.assertTrue(False) # other techs fail