luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Connected wdriver_sel between write_mask_and_array and write_driver_array.

This commit is contained in:
jsowash 2019-08-11 14:33:08 -07:00
parent d5e331d4f3
commit d259efbcda
2 changed files with 35 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
compiler/modules/port_data.py
View File

@ -126,6 +126,7 @@ class port_data(design.design):
if self.port in self.readwrite_ports: if self.port in self.readwrite_ports:
# (write_mask_and ->) write_driver -> sense_amp -> (column_mux ->) precharge -> bitcell_array # (write_mask_and ->) write_driver -> sense_amp -> (column_mux ->) precharge -> bitcell_array
self.route_write_mask_and(self.port) self.route_write_mask_and(self.port)
self.route_write_mask_and_to_write_driver(self.port)
self.route_write_driver_in(self.port) self.route_write_driver_in(self.port)
self.route_sense_amp_out(self.port) self.route_sense_amp_out(self.port)
self.route_write_driver_to_sense_amp(self.port) self.route_write_driver_to_sense_amp(self.port)
@ -139,7 +140,9 @@ class port_data(design.design):
else: else:
# (write_mask_and ->) write_driver -> (column_mux ->) precharge -> bitcell_array # (write_mask_and ->) write_driver -> (column_mux ->) precharge -> bitcell_array
self.route_write_mask_and(self.port) self.route_write_mask_and(self.port)
self.route_write_driver_in(self.port) self.route_write_mask_and_to_write_driver(self.port)
self.route_write_driver_in(self.port)
self.route_write_mask_and_to_write_driver(self.port)
self.route_write_driver_to_column_mux_or_precharge_array(self.port) self.route_write_driver_to_column_mux_or_precharge_array(self.port)
self.route_column_mux_to_precharge_array(self.port) self.route_column_mux_to_precharge_array(self.port)
@ -454,11 +457,16 @@ class port_data(design.design):
for bit in range(self.num_wmasks): for bit in range(self.num_wmasks):
wdriver_sel_pin = self.write_mask_and_array_inst.get_pin("wmask_out_{}".format(bit)) wdriver_sel_pin = self.write_mask_and_array_inst.get_pin("wmask_out_{}".format(bit))
# self.add_layout_pin_rect_center(text="wdriver_sel_{0}".format(bit),
# layer=wdriver_sel_pin.layer,
# offset=wdriver_sel_pin.center(),
# height=wdriver_sel_pin.height(),
# width=wdriver_sel_pin.width())
self.add_via_center(layers=("metal1", "via1", "metal2"),
offset=wdriver_sel_pin.center())
self.add_layout_pin_rect_center(text="wdriver_sel_{0}".format(bit), self.add_layout_pin_rect_center(text="wdriver_sel_{0}".format(bit),
layer=wdriver_sel_pin.layer, layer="metal2",
offset=wdriver_sel_pin.center(), offset=wdriver_sel_pin.center())
height=wdriver_sel_pin.height(),
width=wdriver_sel_pin.width())
def route_column_mux_to_precharge_array(self, port): def route_column_mux_to_precharge_array(self, port):
@ -536,13 +544,17 @@ class port_data(design.design):
self.channel_route_bitlines(inst1=inst1, inst2=inst2, num_bits=self.word_size) self.channel_route_bitlines(inst1=inst1, inst2=inst2, num_bits=self.word_size)
# def route_write_mask_and_to_write_driver(self,port): def route_write_mask_and_to_write_driver(self,port):
# """ Routing of wdriver_sel_{} between write mask AND and write driver """ """ Routing of wdriver_sel_{} between write mask AND array and write driver array """
# inst1 = self.write_mask_and_array_inst inst1 = self.write_mask_and_array_inst
# inst2 = self.write_driver_array_inst inst2 = self.write_driver_array_inst
#
# inst1_wdriver_sel_name = "wdriver_sel_{}" for bit in range(self.num_wmasks):
# start_bit=0 wdriver_sel_out_pin = inst1.get_pin("wmask_out_{}".format(bit))
wdriver_sel_in_pin = inst2.get_pin("en_{}".format(bit))
self.add_path("metal2", [wdriver_sel_out_pin.center(), wdriver_sel_in_pin.center()])
def route_bitline_pins(self): def route_bitline_pins(self):
""" Add the bitline pins for the given port """ """ Add the bitline pins for the given port """
@ -580,7 +592,14 @@ class port_data(design.design):
if self.write_driver_array_inst: if self.write_driver_array_inst:
if self.write_mask_and_array_inst: if self.write_mask_and_array_inst:
for bit in range(self.num_wmasks): for bit in range(self.num_wmasks):
self.copy_layout_pin(self.write_driver_array_inst, "en_{}".format(bit), "wdriver_sel_{}".format(bit)) wdriver_en_pin = self.write_driver_array_inst.get_pin("en_{}".format(bit))
# self.copy_layout_pin(self.write_driver_array_inst, "en_{}".format(bit), "wdriver_sel_{}".format(bit))
self.add_via_center(layers=("metal1", "via1", "metal2"),
offset=wdriver_en_pin.center())
self.add_layout_pin_rect_center(text="wdriver_sel_{0}".format(bit),
layer="metal2",
offset=wdriver_en_pin.center())
else: else:
self.copy_layout_pin(self.write_driver_array_inst, "en", "w_en") self.copy_layout_pin(self.write_driver_array_inst, "en", "w_en")
if self.write_mask_and_array_inst: if self.write_mask_and_array_inst:

7
compiler/modules/write_mask_and_array.py
View File

@ -51,7 +51,7 @@ class write_mask_and_array(design.design):
self.place_and2_array() self.place_and2_array()
self.add_layout_pins() self.add_layout_pins()
self.route_en() self.route_enable()
self.add_boundary() self.add_boundary()
self.DRC_LVS() self.DRC_LVS()
@ -147,14 +147,13 @@ class write_mask_and_array(design.design):
offset=pin_pos) offset=pin_pos)
def route_en(self): def route_enable(self):
for i in range(self.num_wmasks-1): for i in range(self.num_wmasks-1):
en_pin = self.and2_insts[i].get_pin("B") en_pin = self.and2_insts[i].get_pin("B")
next_en_pin = self.and2_insts[i+1].get_pin("B") next_en_pin = self.and2_insts[i+1].get_pin("B")
offset = en_pin.center() offset = en_pin.center()
next_offset = next_en_pin.center() next_offset = next_en_pin.center()
self.add_path("metal3", [offset, self.add_path("metal3", [offset, next_offset])
next_offset])
def get_cin(self): def get_cin(self):
"""Get the relative capacitance of all the input connections in the bank""" """Get the relative capacitance of all the input connections in the bank"""