luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 08:44:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

Revert "Update defunct code"

Browse Source
This commit is contained in:
Matt Guthaus
2026-04-08 11:19:03 -07:00
committed by GitHub
parent 29e8521ea3
commit d142b906ee
12 changed files with 38 additions and 40 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/multibank.py
+1 -1
View File
@@ -160,7 +160,7 @@ class multibank(design):
self.central_bus_width = self.m2_pitch * self.num_control_lines + 2*self.m2_width
# A space for wells or jogging m2
self.m2_gap = max(2*drc("pwell_to_nwell") + drc("well_enclose_active"),
self.m2_gap = max(2*drc("pwell_to_nwell"] + drc["well_enclose_active"),
2*self.m2_pitch)