luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.

Browse Source
This commit is contained in:
Hunter Nichols
2018-02-26 16:32:28 -08:00
parent 62ad30e741
commit d0e6dc9ce7
29 changed files with 107 additions and 12945 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/tri_gate_array.py
-2
View File
@@ -112,5 +112,3 @@ class tri_gate_array(design.design):
def analytical_delay(self, slew, load=0.0):
return self.tri.analytical_delay(slew = slew, load = load)
# def analytical_power(self, slew, load=0.0):
# return self.tri.analytical_power(slew = slew, load = load)