mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-08 04:11:47 +02:00
Added multiport bitcell support for storage node checks
This commit is contained in:
@@ -197,7 +197,12 @@ class spice():
|
||||
return True
|
||||
return False
|
||||
|
||||
|
||||
def do_nets_exist(self, nets):
|
||||
"""For handmade cell, checks sp file contains the storage nodes."""
|
||||
nets_match = True
|
||||
for net in nets:
|
||||
nets_match = nets_match and self.check_net_in_spice(net)
|
||||
return nets_match
|
||||
|
||||
def contains(self, mod, modlist):
|
||||
for x in modlist:
|
||||
|
||||
Reference in New Issue
Block a user