luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix write bl name list in replica bitline

This commit is contained in:
Matt Guthaus 2018-11-08 17:02:20 -08:00
parent fd5cd675ac
commit d03c9d5294
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/replica_bitline.py
View File

@ -150,7 +150,7 @@ class replica_bitline(design.design):
self.connect_inst(temp)
self.wl_list = self.rbl.cell.list_all_wl_names()
self.bl_list = self.rbl.cell.list_write_bl_names()
self.bl_list = self.rbl.cell.list_all_bl_names()
def place_modules(self):
""" Add all of the module instances in the logical netlist """