mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-29 09:30:38 +02:00
Development version of new pin data structure. Tests pass LVS/DRC except for bank level.
This commit is contained in:
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -85,7 +85,7 @@ drc["minwidth_tx"]=0.09
|
||||
drc["minlength_channel"] = 0.05
|
||||
|
||||
#well rules
|
||||
drc["pwell_enclose_nwell"] = 0.225
|
||||
drc["pwell_to_nwell"] = 0.225
|
||||
drc["minwidth_well"] = 0.2
|
||||
|
||||
#poly rules
|
||||
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
@@ -70,7 +70,7 @@ drc["minwidth_tx"] = 1.2
|
||||
drc["minlength_channel"] = 0.6
|
||||
|
||||
#well rules
|
||||
drc["pwell_enclose_nwell"] = 0
|
||||
drc["pwell_to_nwell"] = 0
|
||||
drc["minwidth_well"] = 3.6
|
||||
|
||||
#poly rules
|
||||
|
||||
Reference in New Issue
Block a user