luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 00:40:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

Development version of new pin data structure. Tests pass LVS/DRC except for bank level.

Browse Source
This commit is contained in:
Matt Guthaus
2017-08-23 15:02:15 -07:00
parent 7aa42f9a00
commit cf940fb15d
84 changed files with 4153 additions and 4590 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/09_sense_amp_array_test.py
+11 -2
View File
@@ -20,16 +20,20 @@ class sense_amp_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
OPTS.check_lvsdrc = False
import sense_amp_array
debug.info(2, "Testing sense_amp_array for word_size=4, words_per_row=2")
OPTS.check_lvsdrc = False
a = sense_amp_array.sense_amp_array(word_size=4, words_per_row=2)
OPTS.check_lvsdrc = True
self.local_check(a)
debug.info(2, "Testing sense_amp_array for word_size=4, words_per_row=4")
a = sense_amp_array.sense_amp_array(word_size=4, words_per_row=4)
self.local_check(a)
OPTS.check_lvsdrc = True
globals.end_openram()
def local_check(self, a):
@@ -45,6 +49,11 @@ class sense_amp_test(unittest.TestCase):
os.remove(tempspice)
os.remove(tempgds)
# reset the static duplicate name checker for unit tests
import design
design.design.name_map=[]
# instantiate a copy of the class to actually run the test
if __name__ == "__main__":
(OPTS, args) = globals.parse_args()