luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 09:58:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Development version of new pin data structure. Tests pass LVS/DRC except for bank level.

Browse Source
This commit is contained in:
Matt Guthaus
2017-08-23 15:02:15 -07:00
parent 7aa42f9a00
commit cf940fb15d
84 changed files with 4153 additions and 4590 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/08_precharge_array_test.py
+3 -4
View File
@@ -20,17 +20,16 @@ class precharge_test(unittest.TestCase):
def runTest(self):
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
OPTS.check_lvsdrc = False
import precharge_array
import tech
debug.info(2, "Checking 3 column precharge")
OPTS.check_lvsdrc = False
pc = precharge_array.precharge_array(
name="precharge_array", columns=3, ptx_width=tech.drc["minwidth_tx"], beta=2)
OPTS.check_lvsdrc = True
pc = precharge_array.precharge_array(columns=3, ptx_width=tech.drc["minwidth_tx"], beta=2)
self.local_check(pc)
OPTS.check_lvsdrc = True
globals.end_openram()
def local_check(self, pc):