luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity

Development version of new pin data structure. Tests pass LVS/DRC except for bank level.

Browse Source
This commit is contained in:
Matt Guthaus
2017-08-23 15:02:15 -07:00
parent 7aa42f9a00
commit cf940fb15d
84 changed files with 4153 additions and 4590 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/tests/05_bitcell_array_test.py
+3 -4
View File
@@ -25,12 +25,11 @@ class array_test(unittest.TestCase):
import bitcell_array
debug.info(2, "Testing 3x3 array for 6t_cell")
a = bitcell_array.bitcell_array(name="bitcell_array", cols=3, rows=3)
debug.info(2, "Testing 4x4 array for 6t_cell")
a = bitcell_array.bitcell_array(name="bitcell_array", cols=4, rows=4)
self.local_check(a)
OPTS.check_lvsdrc = True
self.local_check(a)
globals.end_openram()
def local_check(self, a):