mirror of https://github.com/VLSIDA/OpenRAM.git
Add supply rails to dff array. PEP8 cleanup.
This commit is contained in:
parent
5f76514cf0
commit
cd66ddb37c
|
|
@ -52,9 +52,8 @@ class dff_buf(design.design):
|
||||||
def create_layout(self):
|
def create_layout(self):
|
||||||
self.place_instances()
|
self.place_instances()
|
||||||
self.width = self.inv2_inst.rx()
|
self.width = self.inv2_inst.rx()
|
||||||
|
|
||||||
self.height = self.dff.height
|
self.height = self.dff.height
|
||||||
|
|
||||||
|
|
||||||
self.route_wires()
|
self.route_wires()
|
||||||
self.add_layout_pins()
|
self.add_layout_pins()
|
||||||
self.add_boundary()
|
self.add_boundary()
|
||||||
|
|
@ -74,8 +73,6 @@ class dff_buf(design.design):
|
||||||
height=self.dff.height)
|
height=self.dff.height)
|
||||||
self.add_mod(self.inv2)
|
self.add_mod(self.inv2)
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
def add_pins(self):
|
def add_pins(self):
|
||||||
self.add_pin("D", "INPUT")
|
self.add_pin("D", "INPUT")
|
||||||
self.add_pin("Q", "OUTPUT")
|
self.add_pin("Q", "OUTPUT")
|
||||||
|
|
@ -107,6 +104,8 @@ class dff_buf(design.design):
|
||||||
self.dff_inst.place(vector(0, 0))
|
self.dff_inst.place(vector(0, 0))
|
||||||
|
|
||||||
# Add INV1 to the right
|
# Add INV1 to the right
|
||||||
|
# The INV needs well spacing because the DFF is likely from a library
|
||||||
|
# with different well construction rules
|
||||||
well_spacing = 0
|
well_spacing = 0
|
||||||
try:
|
try:
|
||||||
well_spacing = max(well_spacing, self.nwell_space)
|
well_spacing = max(well_spacing, self.nwell_space)
|
||||||
|
|
|
||||||
|
|
@ -48,6 +48,7 @@ class dff_buf_array(design.design):
|
||||||
self.width = self.columns * self.dff.width
|
self.width = self.columns * self.dff.width
|
||||||
self.height = self.rows * self.dff.height
|
self.height = self.rows * self.dff.height
|
||||||
self.place_dff_array()
|
self.place_dff_array()
|
||||||
|
self.route_supplies()
|
||||||
self.add_layout_pins()
|
self.add_layout_pins()
|
||||||
self.add_boundary()
|
self.add_boundary()
|
||||||
self.DRC_LVS()
|
self.DRC_LVS()
|
||||||
|
|
@ -94,15 +95,25 @@ class dff_buf_array(design.design):
|
||||||
|
|
||||||
def place_dff_array(self):
|
def place_dff_array(self):
|
||||||
|
|
||||||
well_spacing = max(self.nwell_space,
|
well_spacing = 0
|
||||||
self.pwell_space,
|
try:
|
||||||
self.pwell_to_nwell)
|
well_spacing = max(self.nwell_space, well_spacing)
|
||||||
|
except AttributeError:
|
||||||
|
pass
|
||||||
|
try:
|
||||||
|
well_spacing = max(self.pwell_space, well_spacing)
|
||||||
|
except AttributeError:
|
||||||
|
pass
|
||||||
|
try:
|
||||||
|
well_spacing = max(self.pwell_to_nwell, well_spacing)
|
||||||
|
except AttributeError:
|
||||||
|
pass
|
||||||
|
|
||||||
dff_pitch = self.dff.width + well_spacing + self.well_extend_active
|
dff_pitch = self.dff.width + well_spacing + self.well_extend_active
|
||||||
|
|
||||||
for row in range(self.rows):
|
for row in range(self.rows):
|
||||||
for col in range(self.columns):
|
for col in range(self.columns):
|
||||||
name = "Xdff_r{0}_c{1}".format(row, col)
|
# name = "Xdff_r{0}_c{1}".format(row, col)
|
||||||
if (row % 2 == 0):
|
if (row % 2 == 0):
|
||||||
base = vector(col * dff_pitch, row * self.dff.height)
|
base = vector(col * dff_pitch, row * self.dff.height)
|
||||||
mirror = "R0"
|
mirror = "R0"
|
||||||
|
|
@ -142,7 +153,16 @@ class dff_buf_array(design.design):
|
||||||
|
|
||||||
return dout_bar_name
|
return dout_bar_name
|
||||||
|
|
||||||
def add_layout_pins(self):
|
def route_supplies(self):
|
||||||
|
for row in range(self.rows):
|
||||||
|
vdd0_pin=self.dff_insts[row, 0].get_pin("vdd")
|
||||||
|
vddn_pin=self.dff_insts[row, self.columns - 1].get_pin("vdd")
|
||||||
|
self.add_path(vdd0_pin.layer, [vdd0_pin.lc(), vddn_pin.rc()], width=vdd0_pin.height())
|
||||||
|
|
||||||
|
gnd0_pin=self.dff_insts[row, 0].get_pin("gnd")
|
||||||
|
gndn_pin=self.dff_insts[row, self.columns - 1].get_pin("gnd")
|
||||||
|
self.add_path(gnd0_pin.layer, [gnd0_pin.lc(), gndn_pin.rc()], width=gnd0_pin.height())
|
||||||
|
|
||||||
for row in range(self.rows):
|
for row in range(self.rows):
|
||||||
for col in range(self.columns):
|
for col in range(self.columns):
|
||||||
# Continous vdd rail along with label.
|
# Continous vdd rail along with label.
|
||||||
|
|
@ -153,6 +173,8 @@ class dff_buf_array(design.design):
|
||||||
gnd_pin=self.dff_insts[row, col].get_pin("gnd")
|
gnd_pin=self.dff_insts[row, col].get_pin("gnd")
|
||||||
self.add_power_pin("gnd", gnd_pin.lc())
|
self.add_power_pin("gnd", gnd_pin.lc())
|
||||||
|
|
||||||
|
def add_layout_pins(self):
|
||||||
|
|
||||||
for row in range(self.rows):
|
for row in range(self.rows):
|
||||||
for col in range(self.columns):
|
for col in range(self.columns):
|
||||||
din_pin = self.dff_insts[row, col].get_pin("D")
|
din_pin = self.dff_insts[row, col].get_pin("D")
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue