luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 11:21:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

Revert pin/net spice object work

Browse Source 
This reverts commits 01116 6e3e9 2ced8 c67fd 2b9e7 bfabe 09aa3 5907c aa717 478c7 45b88 d0339 e15fe 7581d c8c43 146ef
This commit is contained in:
Sam Crow
2023-08-14 18:44:51 -07:00
parent 74c12f944f
commit cd1b0f973d
9 changed files with 166 additions and 333 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/column_decoder.py
+1 -1
View File
@@ -42,7 +42,7 @@ class column_decoder(design):
def create_instances(self):
self.column_decoder_inst = self.add_inst(name="column_decoder",
mod=self.column_decoder)
self.connect_inst(list(self.pins))
self.connect_inst(self.pins)
def create_layout(self):
self.column_decoder_inst.place(vector(0,0))
compiler/modules/pbitcell.py
+1 -1
View File
@@ -1212,7 +1212,7 @@ class pbitcell(bitcell_base):
if self.dummy_bitcell:
return
pin_dict = {pin: port for pin, port in zip(list(self.pins), port_nets)}
pin_dict = {pin: port for pin, port in zip(self.pins, port_nets)}
# Edges added wl->bl, wl->br for every port except write ports
rw_pin_names = zip(self.r_wl_names, self.r_bl_names, self.r_br_names)