mirror of https://github.com/VLSIDA/OpenRAM.git
Clean up psingle_bank_test
This commit is contained in:
parent
21f5fb0870
commit
cc619084c7
|
|
@ -29,27 +29,33 @@ class psingle_bank_test(openram_test):
|
||||||
OPTS.num_r_ports = 0
|
OPTS.num_r_ports = 0
|
||||||
c = sram_config(word_size=4,
|
c = sram_config(word_size=4,
|
||||||
num_words=16)
|
num_words=16)
|
||||||
|
|
||||||
c.words_per_row=1
|
c.words_per_row=1
|
||||||
debug.info(1, "No column mux")
|
debug.info(1, "No column mux")
|
||||||
a = bank(c, name="bank1_1rw_0w_0r_single")
|
name = "bank1_{0}rw_{1}w_{2}r_single".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports)
|
||||||
|
a = bank(c, name=name)
|
||||||
self.local_check(a)
|
self.local_check(a)
|
||||||
|
|
||||||
c.num_words=32
|
c.num_words=32
|
||||||
c.words_per_row=2
|
c.words_per_row=2
|
||||||
debug.info(1, "Two way column mux")
|
debug.info(1, "Two way column mux")
|
||||||
a = bank(c, name="bank1_1rw_0w_0r_single")
|
name = "bank2_{0}rw_{1}w_{2}r_single".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports)
|
||||||
|
a = bank(c, name=name)
|
||||||
self.local_check(a)
|
self.local_check(a)
|
||||||
|
|
||||||
c.num_words=64
|
c.num_words=64
|
||||||
c.words_per_row=4
|
c.words_per_row=4
|
||||||
debug.info(1, "Four way column mux")
|
debug.info(1, "Four way column mux")
|
||||||
a = bank(c, name="bank1_1rw_0w_0r_single")
|
name = "bank3_{0}rw_{1}w_{2}r_single".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports)
|
||||||
|
a = bank(c, name=name)
|
||||||
self.local_check(a)
|
self.local_check(a)
|
||||||
|
|
||||||
|
c.word_size=2
|
||||||
c.num_words=128
|
c.num_words=128
|
||||||
c.words_per_row=8
|
c.words_per_row=8
|
||||||
debug.info(1, "Four way column mux")
|
debug.info(1, "Four way column mux")
|
||||||
a = bank(c, name="bank1_1rw_0w_0r_single")
|
name = "bank4_{0}rw_{1}w_{2}r_single".format(OPTS.num_rw_ports, OPTS.num_w_ports, OPTS.num_r_ports)
|
||||||
|
a = bank(c, name=name)
|
||||||
self.local_check(a)
|
self.local_check(a)
|
||||||
|
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -38,7 +38,6 @@ class single_bank_test(openram_test):
|
||||||
a = bank(c, name="bank3_single")
|
a = bank(c, name="bank3_single")
|
||||||
self.local_check(a)
|
self.local_check(a)
|
||||||
|
|
||||||
# Eight way has a short circuit of one column mux select to gnd rail
|
|
||||||
c.word_size=2
|
c.word_size=2
|
||||||
c.num_words=128
|
c.num_words=128
|
||||||
c.words_per_row=8
|
c.words_per_row=8
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue