mirror of https://github.com/VLSIDA/OpenRAM.git
Remove view from tests
This commit is contained in:
parent
c4d2cb78ef
commit
c802d53a60
|
|
@ -50,7 +50,7 @@ class no_blockages_test(unittest.TestCase):
|
||||||
r=router.router(self.gdsname)
|
r=router.router(self.gdsname)
|
||||||
layer_stack =("metal1","via1","metal2")
|
layer_stack =("metal1","via1","metal2")
|
||||||
path=r.route(layer_stack,src="A",dest="B")
|
path=r.route(layer_stack,src="A",dest="B")
|
||||||
r.rg.view()
|
#r.rg.view()
|
||||||
|
|
||||||
self.add_wire(layer_stack,path)
|
self.add_wire(layer_stack,path)
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -50,7 +50,7 @@ class no_blockages_test(unittest.TestCase):
|
||||||
r=router.router(self.gdsname)
|
r=router.router(self.gdsname)
|
||||||
layer_stack =("metal1","via1","metal2")
|
layer_stack =("metal1","via1","metal2")
|
||||||
path=r.route(layer_stack,src="A",dest="B")
|
path=r.route(layer_stack,src="A",dest="B")
|
||||||
r.rg.view()
|
#r.rg.view()
|
||||||
|
|
||||||
self.add_wire(layer_stack,path)
|
self.add_wire(layer_stack,path)
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue