luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-05 01:01:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Remove view from tests

Browse Source
This commit is contained in:
Matt Guthaus
2016-11-18 11:35:41 -08:00
parent c4d2cb78ef
commit c802d53a60
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/router/tests/02_blockages_test.py
+1 -1
View File
@@ -50,7 +50,7 @@ class no_blockages_test(unittest.TestCase):
r=router.router(self.gdsname)
layer_stack =("metal1","via1","metal2")
path=r.route(layer_stack,src="A",dest="B")
r.rg.view()
#r.rg.view()
self.add_wire(layer_stack,path)
compiler/router/tests/03_same_layer_pins_test.py
+1 -1
View File
@@ -50,7 +50,7 @@ class no_blockages_test(unittest.TestCase):
r=router.router(self.gdsname)
layer_stack =("metal1","via1","metal2")
path=r.route(layer_stack,src="A",dest="B")
r.rg.view()
#r.rg.view()
self.add_wire(layer_stack,path)