luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix argument name bug for remove wordlines

This commit is contained in:
mrg 2020-10-08 16:58:38 -07:00
parent 3648401e67
commit c3d6be27be
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/modules/bitcell_base_array.py
View File

@ -56,8 +56,8 @@ class bitcell_base_array(design.design):
# def get_all_wordline_names(self, prefix=""): # def get_all_wordline_names(self, prefix=""):
# return [prefix + x for x in self.all_wordline_names] # return [prefix + x for x in self.all_wordline_names]
def create_all_wordline_names(self, num_remove_wordline=0): def create_all_wordline_names(self, remove_num_wordlines=0):
for row in range(self.row_size - num_remove_wordline): for row in range(self.row_size - remove_num_wordlines):
for port in self.all_ports: for port in self.all_ports:
if not cell_properties.compare_ports(cell_properties.bitcell.split_wl): if not cell_properties.compare_ports(cell_properties.bitcell.split_wl):
self.wordline_names[port].append("wl_{0}_{1}".format(port, row)) self.wordline_names[port].append("wl_{0}_{1}".format(port, row))

2
compiler/modules/replica_column.py
View File

@ -67,7 +67,7 @@ class replica_column(bitcell_base_array):
try: try:
if cell_properties.bitcell.end_caps: if cell_properties.bitcell.end_caps:
# remove 2 wordlines to account for top/bot # remove 2 wordlines to account for top/bot
self.create_all_wordline_names(num_remove_wordlines=2) self.create_all_wordline_names(remove_num_wordlines=2)
else: else:
self.create_all_wordline_names() self.create_all_wordline_names()
except AttributeError: except AttributeError: