luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'dev' into multiport

Browse Source
This commit is contained in:
Matt Guthaus
2018-08-31 12:56:25 -07:00
parent 563ff77d44 3ab0b569cb
commit c3bd54696f
5 changed files with 15 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/delay_chain.py
+2 -2
View File
@@ -186,7 +186,7 @@ class delay_chain(design.design):
continue
for pin_name in ["vdd", "gnd"]:
pin = load.get_pin(pin_name)
self.add_power_pin(pin_name, pin.rc(),rotate=0)
self.add_power_pin(pin_name, pin.rc())
else:
# We have an even number of rows, so need to get the last gnd rail
inv = self.driver_inst_list[-1]
@@ -195,7 +195,7 @@ class delay_chain(design.design):
continue
pin_name = "gnd"
pin = load.get_pin(pin_name)
self.add_power_pin(pin_name, pin.rc(),rotate=0)
self.add_power_pin(pin_name, pin.rc())
# input is A pin of first inverter