luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Allow replica_bitcell_array without the replica columns for local wordlines.

Browse Source
This commit is contained in:
mrg
2020-07-27 16:22:21 -07:00
parent 69cab42676
commit c260297366
5 changed files with 141 additions and 67 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/row_cap_array.py
+2 -2
View File
@@ -13,8 +13,8 @@ class row_cap_array(bitcell_base_array):
"""
Generate a dummy row/column for the replica array.
"""
def __init__(self, cols, rows, column_offset=0, mirror=0, name=""):
super().__init__(cols, rows, name, column_offset)
def __init__(self, rows, cols, column_offset=0, mirror=0, name=""):
super().__init__(rows=rows, cols=cols, column_offset=column_offset, name=name)
self.mirror = mirror
self.no_instances = True
self.create_netlist()