luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix voltage_map names (these do not need to match pg_pin names)

This commit is contained in:
David Ratchkov 2020-04-20 13:36:47 -07:00 committed by Matt Guthaus
parent 5aea45ed69
commit c2419af2e2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/characterizer/lib.py
View File

@ -243,8 +243,8 @@ class lib:
self.lib.write(" default_max_fanout : 4.0 ;\n")
self.lib.write(" default_connection_class : universal ;\n\n")
self.lib.write(" voltage_map ( vdd, {} );\n".format(tech.spice["nom_supply_voltage"]))
self.lib.write(" voltage_map ( gnd, 0 );\n\n")
self.lib.write(" voltage_map ( VDD, {} );\n".format(tech.spice["nom_supply_voltage"]))
self.lib.write(" voltage_map ( GND, 0 );\n\n")
def create_list(self,values):
""" Helper function to create quoted, line wrapped list """