mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-08-30 01:48:33 +02:00
Update documentation for library
This commit is contained in:
@@ -6,13 +6,13 @@ This page of the documentation explains the results of OpenRAM.
|
||||
|
||||
|
||||
## Table of Contents
|
||||
1. [Small Layouts](#small-layouts)
|
||||
2. [Relative Planar Bitcells](#relative-planar-bitcells-035um-scmos)
|
||||
3. [SRAM Area](#sram-area)
|
||||
4. [Generated Layout by OpenRAM](#generated-layout-by-openram-for-a-multiport-6r2w-sram-in-32-nm-soi-cmos-technology)
|
||||
5. [Timing and Density Results for Generated SRAMs](#timing-and-density-results-for-generated-srams)
|
||||
6. [Comparison with Fabricated SRAMs](#comparison-with-fabricated-srams)
|
||||
7. [Conclusions](#conclusions)
|
||||
1. [Small Layouts](#small-layouts)
|
||||
1. [Relative Planar Bitcells](#relative-planar-bitcells-035um-scmos)
|
||||
1. [SRAM Area](#sram-area)
|
||||
1. [Generated Layout by OpenRAM](#generated-layout-by-openram-for-a-multiport-6r2w-sram-in-32-nm-soi-cmos-technology)
|
||||
1. [Timing and Density Results for Generated SRAMs](#timing-and-density-results-for-generated-srams)
|
||||
1. [Comparison with Fabricated SRAMs](#comparison-with-fabricated-srams)
|
||||
1. [Conclusions](#conclusions)
|
||||
|
||||
|
||||
|
||||
@@ -64,4 +64,4 @@ This page of the documentation explains the results of OpenRAM.
|
||||
* OpenRAM is open-sourced, flexible, and portable and can be adapted to various technologies.
|
||||
* OpenRAM generates the circuit, functional model, and layout of variable-sized SRAMs.
|
||||
* OpenRAM provides a memory characterizer for synthesis timing/power models.
|
||||
* We are also actively introducing new features, such as non-6T memories, variability characterization, word-line segmenting, characterization speed-up, etc.
|
||||
* We are also actively introducing new features, such as non-6T memories, variability characterization, word-line segmenting, characterization speed-up, etc.
|
||||
|
||||
Reference in New Issue
Block a user