mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 06:33:15 +02:00
Make both gnd rails in 6T cell from top to bottom in SCMOS. Connect in bitcell array.
This commit is contained in:
committed by
Hunter Nichols
parent
012c3923be
commit
be1c59f10c
Binary file not shown.
Binary file not shown.
Reference in New Issue
Block a user