mirror of https://github.com/VLSIDA/OpenRAM.git
Editted pbuf.py to pass regression.
This commit is contained in:
parent
c73004de35
commit
bb7773ca7f
|
|
@ -32,10 +32,10 @@ class pbuf(design.design):
|
||||||
# Shield the cap, but have at least a stage effort of 4
|
# Shield the cap, but have at least a stage effort of 4
|
||||||
input_size = max(1,int(driver_size/stage_effort))
|
input_size = max(1,int(driver_size/stage_effort))
|
||||||
self.inv1 = pinv(size=input_size, height=height) # 1
|
self.inv1 = pinv(size=input_size, height=height) # 1
|
||||||
self.add_mod(self.inv)
|
self.add_mod(self.inv1)
|
||||||
|
|
||||||
self.inv2 = pinv(size=driver_size, height=height) # 2
|
self.inv2 = pinv(size=driver_size, height=height) # 2
|
||||||
self.add_mod(self.inv1)
|
self.add_mod(self.inv2)
|
||||||
|
|
||||||
self.width = self.inv1.width + self.inv2.width
|
self.width = self.inv1.width + self.inv2.width
|
||||||
self.height = self.inv1.height
|
self.height = self.inv1.height
|
||||||
|
|
@ -89,14 +89,6 @@ class pbuf(design.design):
|
||||||
offset=vdd_pin.ll().scale(0,1),
|
offset=vdd_pin.ll().scale(0,1),
|
||||||
width=self.width,
|
width=self.width,
|
||||||
height=vdd_pin.height())
|
height=vdd_pin.height())
|
||||||
|
|
||||||
# Continous vdd rail along with label.
|
|
||||||
gnd_pin=self.inv4_inst.get_pin("gnd")
|
|
||||||
self.add_layout_pin(text="gnd",
|
|
||||||
layer="metal1",
|
|
||||||
offset=gnd_pin.ll().scale(0,1),
|
|
||||||
width=self.width,
|
|
||||||
height=gnd_pin.height())
|
|
||||||
|
|
||||||
# Continous gnd rail along with label.
|
# Continous gnd rail along with label.
|
||||||
gnd_pin=self.inv1_inst.get_pin("gnd")
|
gnd_pin=self.inv1_inst.get_pin("gnd")
|
||||||
|
|
@ -128,4 +120,4 @@ class pbuf(design.design):
|
||||||
inv2_delay = self.inv2.analytical_delay(slew=inv1_delay.slew, load=load)
|
inv2_delay = self.inv2.analytical_delay(slew=inv1_delay.slew, load=load)
|
||||||
return inv1_delay + inv2_delay
|
return inv1_delay + inv2_delay
|
||||||
|
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -11,14 +11,14 @@ import globals
|
||||||
from globals import OPTS
|
from globals import OPTS
|
||||||
import debug
|
import debug
|
||||||
|
|
||||||
class pinvbuf_test(openram_test):
|
class pbuf_test(openram_test):
|
||||||
|
|
||||||
def runTest(self):
|
def runTest(self):
|
||||||
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
|
globals.init_openram("config_20_{0}".format(OPTS.tech_name))
|
||||||
global verify
|
global verify
|
||||||
import verify
|
import verify
|
||||||
|
|
||||||
import pinv
|
import pbuf
|
||||||
|
|
||||||
debug.info(2, "Testing inverter/buffer 4x 8x")
|
debug.info(2, "Testing inverter/buffer 4x 8x")
|
||||||
a = pbuf.pbuf(8)
|
a = pbuf.pbuf(8)
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue